Off-campus UMass Amherst users: To download dissertations, please use the following link to log into our proxy server with your UMass Amherst user name and password.
Non-UMass Amherst users, please click the view more button below to purchase a copy of this dissertation from Proquest.
(Some titles may also be available free of charge in our Open Access Dissertation Collection, so please check there first.)
On primitive fault identification and test generation
The finite propagation delays of gates and leads in a circuit limit the speed at which it can operate. The fault-free temporal behavior of a circuit is guaranteed if no delay fault is present. We use the path delay fault model to model the timing failures that can occur in a circuit.^ This dissertation proposes a method for identification and test generation of primitive path delay faults (the only faults that have to be tested to guarantee timing correctness at the operating speed) in a combinational circuit. We introduce the concept of sensitizing cubes which helps in identifying paths that are sensitizable only together and aids in the identification of primitive faults. We check the effectiveness of the algorithm by obtaining experimental results on the ISCAS'89 and MCNC'91 benchmark circuits.^ The space in which a sequential circuit operates, called normal operation, is determined by the states that are reachable from a known initial state. Thus, the timing behavior of a sequential circuit is determined by the reachable states. We extend the primitive fault identification method for identifying the primitive faults in a sequential circuit, taking into account the set of reachable states during normal operation. Since the tests that can be applied in a sequential circuit are determined by the reachable states, not all primitive faults may have tests that guarantee their detection, even though there exist combinational tests that detect such faults. We propose a synthesis method for sequential circuits, that results in a test for a every primitive fault. We address the initialization problem in the presence of untestable path delay faults and propose a synthesis method to prevent it. ^
Engineering, Electronics and Electrical
Tekumalla, Ramesh Chandra, "On primitive fault identification and test generation" (1998). Doctoral Dissertations Available from Proquest. AAI9823781.