Title

Impact of process variations on multi-level signaling for on-chip interconnects

Publication Date

2005

Journal or Book Title

18TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS

Pages

362-367

Book Series Title

International Conference on VLSI Design, Proceedings

This document is currently not available here.

Share

COinS