Title

An efficient technique for leakage current estimation in sub 65nm scaled CMOS circuits based on loading effect

Publication Date

2007

Journal or Book Title

20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS

Pages

583-588

Book Series Title

International Conference on VLSI Design, Proceedings

This document is currently not available here.

Share

COinS