Title

LAYER ASSIGNMENT FOR VLSI INTERCONNECT DELAY MINIMIZATION

Authors

MJ CIESIELSKI

Publication Date

1989

Journal or Book Title

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS

DOI

10.1109/43.31525

Pages

702-707

Volume

8

Issue

6

This document is currently not available here.

Share

COinS