Off-campus UMass Amherst users: To download dissertations, please use the following link to log into our proxy server with your UMass Amherst user name and password.
Non-UMass Amherst users, please click the view more button below to purchase a copy of this dissertation from Proquest.
(Some titles may also be available free of charge in our Open Access Dissertation Collection, so please check there first.)
High-level synthesis of data-driven ASICs
Abstract
A novel approach to high level synthesis of A sc SICs based on a data driven execution model is presented. The synthesis procedure is directed at producing highly parallel A sc SICs providing high throughput using pipelining. The major benefits of our approach are its potential for higher speed, ease of design, and ease of verification and testing. The application is specified in the functional language S sc ISAL, which is translated to a data flow graph (DFG). This DFG is then directly mapped onto silicon, resulting in a circuit which resembles the DFG itself. Next, area minimization and buffer allocation steps are carried out to meet specified area and performance requirements. The design for testability features based on functional description are used to enhance controllability and observability. A hierarchical test generation procedure based on functional fault model is developed. Synthesis tools incorporating all these features are implemented.
Subject Area
Electrical engineering|Computer science
Recommended Citation
Patel, Baiju V, "High-level synthesis of data-driven ASICs" (1991). Doctoral Dissertations Available from Proquest. AAI9120926.
https://scholarworks.umass.edu/dissertations/AAI9120926