Publication:
Hardware Emulation of a Secure Passive Rfid Sensor System

dc.contributor.advisorWayne P. Burleson
dc.contributor.authorTodd, Michael Gordon
dc.contributor.departmentUniversity of Massachusetts Amherst
dc.contributor.departmentElectrical & Computer Engineering
dc.date2023-09-22T21:18:57.000
dc.date.accessioned2024-04-26T21:11:23Z
dc.date.available2010-08-10T00:00:00Z
dc.date.issued2010-01-01
dc.date.submittedSeptember
dc.description.abstractPassively powered radio frequency (RFID) tags are a class of devices powered via harvested ultra high frequency (UHF) radiation emitted by a reader device. Currently, these devices are relegated to little more than a form of wireless barcode, but could be used in a myriad of applications from simple product identification to more complex applications such as environmental sensing. Because these devices are intended for large scale deployment and due to the limited power that can be harvested from RF energy, hardware and cost constraints are extremely tight. The Electronic Product Code (EPC) Global Class 1 Generation 2 (Gen2) specification [EPC08] is currently the de facto communication standard for passively powered RFID. One issue restricting deployment and a cause for some privacy concerns is a lack of security in the Gen2 protocol. We will demonstrate a potential solution to this problem by using a novel block cipher designed for low power and area constrained devices to encrypt and transmit sensor data. This will be done while maintaining backward compatibility with the original standard and will require no substantial changes to the reader. Our solution will also provide one way authentication, data integrity checking and will provide security against replay attacks. In this thesis we will demonstrate an FPGA emulation of a Gen2 compatible RFID tag which will serve as a test bed for several novel features. We will leverage prior work involving several aspects of a tag [QL09] [PP07] as well as incorporate a novel low power encryption cipher [AB07] and external temperature sensor. Demonstrated in [CT08], FPGA emulation will allow for the independent verification of several components. This thesis will provide insight into the future of RFID and will provide insight into tag design as well as possible future updates to the Gen2 standard.
dc.description.degreeMaster of Science in Electrical and Computer Engineering (M.S.E.C.E.)
dc.identifier.doihttps://doi.org/10.7275/1390786
dc.identifier.urihttps://hdl.handle.net/20.500.14394/47421
dc.relation.urlhttps://scholarworks.umass.edu/cgi/viewcontent.cgi?article=1572&context=theses&unstamped=1
dc.source.statuspublished
dc.subjectRFID
dc.subjectSensor
dc.subjectEPC Gen2
dc.subjectFPGA
dc.subjectSecurity
dc.subjectComputer and Systems Architecture
dc.subjectHardware Systems
dc.subjectOther Computer Engineering
dc.subjectPower and Energy
dc.subjectSystems and Communications
dc.subjectVLSI and Circuits, Embedded and Hardware Systems
dc.titleHardware Emulation of a Secure Passive Rfid Sensor System
dc.typecampus
dc.typearticle
dc.typethesis
digcom.contributor.authorisAuthorOfPublication|email:mgtodd@gmail.com|institution:University of Massachusetts Amherst|Todd, Michael Gordon
digcom.date.embargo2010-08-10T00:00:00-07:00
digcom.identifiertheses/528
digcom.identifier.contextkey1390786
digcom.identifier.submissionpaththeses/528
dspace.entity.typePublication
Files
Original bundle
Now showing 1 - 2 of 2
No Thumbnail Available
Name:
auto_convert.pdf
Size:
11.88 MB
Format:
Adobe Portable Document Format
No Thumbnail Available
Name:
ms_thesis_v3.docx
Size:
20.97 MB
Format:
Microsoft Word XML
Collections